

# NewTimeMeasurementSystemforPHOBOS

<i>NewTimeMeasurementSystemforPHOBOS</i>	<i>1</i>
<i>Technicalspecificationsoftheproposedsystem</i>	<i>1</i>
<i>HPTDC</i>	<i>2</i>
<b>DatadrivenTDC</b>	<b>2</b>
<b>ProblemwithHPTDCandaworkaround</b>	<b>3</b>
Workaround	3
<i>Triggering</i>	<i>3</i>
<i>Construction</i>	<i>4</i>
<i>Costbreakdown</i>	<i>5</i>
<i>Productionschedule</i>	<i>6</i>

## Technicalspecificationsoftheproposedsystem

Numberofchannels:	<b>512</b>
Numberofchannelsperboard	32(inVHRmode),64(inHRmode)
DatatransferratetoDAQ:	6MB/s, <b>(1.5M Hits/sor 3000 Hits/eventfor500Hz</b>
DAQ)	
Datatransferchannel	100MbpsEthernetorFPDP
VMEaccess	A24D32,D32BLTandCBLT,MCST
Clockfrequency:	40MHz
Timebinsize:	25ps(inHRmode),or100ps(inHRmode)
Differentialnon-linearity:	+1.3,-0.7bin
Integralnon-linearity:	+3.5,-5.3bin
Timeresolution:	0.5binRMS(50ps)inHRmode 2.4binRMS(58ps)inVHRmode <b>0.7binRMS(17ps)tablecorrected</b>
Variationwithtemperature:	Max.100pschangewith10Deg.changeofICtemp.
<b>Crosstalk:</b>	<b>Max.150ps</b> fromconcurrent31channelstoone
Dynamicrange:	12+8+2=22bits
Doublepulseresolution:	Typical5ns.Guaranteed10ns
Max.recommendedHitrate:	8MHzperchannel
Eventbuffersize:	4*256
Read-outbuffersize:	256
Triggerbuffersize:	16
Max.recommendedtriggerlatency:	25    μs

## HPTDC

The system is based on the HPTDC – general purpose High Performance TDC, version 2.1, developed in the Microelectronics group at CERN. The data driven architecture of the TDC has proved to be extremely flexible and work well in many different kinds of experiments. The version 2.1 is the latest version of the TDC and is successfully used in NA48 and planned for CMS Muon (10000 TDCs), ALICE TOF (24000 TDCs) experiments at CERN. A trigger matching function based on time tags allows the trigger latency to be programmable over a large dynamic range and also insures the capability of supporting overlapping triggers, where individual hits may be assigned to multiple events.




Fig.1. The HPTDC. The time of the hit arrival is digitized using 320 MHz counter. The Delay Locked Loop (DLL) is used to improve the timer resolution to 100 ps. By performing multiple sampling of the DLL delay line, the timer resolution is improved further to 25 ps. The hits are stored in the L1 FIFO. The trigger hit matching is performed by searching the hits in the L1 buffer within the predefined window. The matched hits are stored in the output FIFO.

igitized using 320 MHz counter. The Delay Locked Loop (DLL) is used to improve the timer resolution to 100 ps. By performing multiple sampling of the DLL delay line, the timer resolution is improved further to 25 ps. The hits are stored in the L1 FIFO. The trigger hit matching is performed by searching the hits in the L1 buffer within the predefined window. The matched hits are stored in the output FIFO.

For the purpose of PHOBOS the two modes are considered: VHR – very high resolution (25 ps bin) and HR – high resolution (100 ps bin). In both modes the core of the TDC is identical, the higher resolution in VHR is achieved by combining four channels, each shifted by 25 ps using precise internal RC delays. The VHR mode is the normal mode of TOF operation, it matches the intrinsic resolution of the TOF (70 ps).

The description of the HPTDC can be found at

<http://micdigital.web.cern.ch/micdigital/hptdc.htm>.

## Problem with HPTDC and a workaround

L1 buffer parity error gets detected internally in chip depending on use and logic core power supply voltage.

L1 buffer parity error gets set in JTAG status and measurement is ignored in trigger matching (not readout)

Problem occurs at increased Vdd (highly uncommon failure mechanism)

Seen for first time in latest version (Earlier version do not have this problem up to 3.0 volt)

## Workaround

In our design we will be using reduced power supply voltage 2.3V.

The group has experience of running the similar system using the same version TD KABES readout at NA48 at CERN. The problems were carefully studied and found a way to run TDC successfully.

Cin

## Triggering

The HPTDC is designed for LHC therefore it requires the clock period equal to 25 ns which is different from the RHIC RF period of 36 ns.




Fig.2. Triggering of the PhTimes. All HPTDCs are running from the global 40 MHz clock. But the PHOBOS L1 trigger is synchronized with the RHIC RF 28 MHz, therefore this trigger should be resynchronized with the 40 MHz clock before sending to HPTDCs.

An important point in the use of the trigger matching function of the HPTDC is that the HPTDC trigger must be given as a clock synchronously signal with a fixed latency. The main PHOBOS trigger (PhL1) is synchronized with the bunch crossing and has a fixed delay relative to it. Therefore, the PhL1 should be resynchronized with the global HPTDC clock (40 MHz) before sending to the HPTDC. The trigger latency should be set to  $(L1 \text{ settling time})/25 + 2$  clocks.

d

## Construction




Fig3. PhTimes VME crate consists of 16 PhTDC boards with 32 TDC channels one each, logic module PhLoM for distributing clocks and synchronization with DAQ, the general purpose VME CPU – MVME. The data from the PhTDCs are collected by MVME and sent to the DAQ over Fast Ethernet.

**PhTDC:** VME A24 D32 slave, capable of CBLT – chained block transfer and MCST multicast commands.

**PhLoM:** VME A24 D32 slave. Accepts from DAQ crossing clock, master crossing clock, PhL1 and the event number. Generate for PhTDCs global clock 40 MHz, trigger and reset.

**MVME:** general purpose CPU, MVME2600 with Ethernet connection to DAQ

The data are transferred to DAQ using RS485 link from PhLoM or using Fast Ethernet 6 MB/s.

At such rate the system can handle up to 3000 events per second with 100% of hit occupancy.

tat

## Costbreakdown

<b>Totalsystemcost:</b>				<b>\$35,150</b>
LastupdatedJune1,2003				
Numberofchannels:	500			
TOF.240slats,2channelsperslat	480			
T0	20			
NumberofPhTDCboards	17			
Numberofspareboards/channels	1	12		
TDCchannelsperROC	32			
Resolution[ps]	25			
Combiningfactor	1			
CostofallPhTDCboards	Qty	Price	Subtotal	\$24,642
Totalnumberofboards	17	\$1,450		
NumberofHPTDCperboard	4	\$46		
Design	1	\$3,000	\$3,000	
Components	17	\$785	\$13,342	
PCBSetup	1	\$500	\$500	
PCBperboard	17	\$150	\$2,550	
Assemblysetup	1	\$1,000	\$1,000	
Assemblyperboard	17	\$250	\$4,250	
PhLoM.PHOBOSLogicModule	Qty	Price	Subtotal	\$10,100
Totalnumberofboards	4	\$2,525		
Design	1	\$3,000	\$3,000	
Components	4	\$1,000	\$4,000	
PCBSetup	1	\$500	\$500	
PCBperboard	4	\$150	\$600	
Assemblysetup	1	\$1,000	\$1,000	
Assemblyperboard	4	\$250	\$1,000	

Notincluded:livingexpensesfortwopersonsfromDubnaforonemonth.

## Productionschedule

ProductionscheduleofthePhTiMeS															
Week		1	2	3	4	5	6	7	8	9	10	11	12	13	14
Designof25psPhTDC	SB														
DesignofthePhLoM	SB														
Searchingforcomponents	AS														
Orderingcomponents.	AS														
PCBProduction	AS														
PCBAssembly	AS														
Debugging.SBatBNL	SB														

Moneyflow														
Components														
PCBSetup														
Assemblysetup														
Crate														
S-Link														
Notassigned														
Total														

Manpower.BNLMan-weeks	100%													
	0%													

The system can be completed for 14 weeks from the approval. As of July 22 2003 the schematic design of the PhTDChave finished.